

FIG.2A




FIG.2B







FIG. 3







,80a(80b) ,200 ,60a(60b) PATH 3 PATH 2 ,50 PATH 4 DELAY IN - PHASE DELAY **MATCHED** PATH **PROFILE PROFILE ADDITION FILTER MAKING** (BANK 1) (BANK 2)

FIG.4D




FIG.5A




FIG.5B




FIG.6A




FIG.6B




FIG. 7




FIG. 8